| Project Statistics |
| PROP_Enable_Message_Filtering=false |
PROP_FitterReportFormat=HTML |
| PROP_LastAppliedGoal=Balanced |
PROP_LastAppliedStrategy=Xilinx Default (unlocked) |
| PROP_ManualCompileOrderImp=false |
PROP_PropSpecInProjFile=Store all values |
| PROP_Simulator=ISim (VHDL/Verilog) |
PROP_SynthTopFile=changed |
| PROP_Top_Level_Module_Type=HDL |
PROP_UseSmartGuide=false |
| PROP_UserBrowsedStrategyFiles=C:/Xilinx/14.7/ISE_DS/ISE/data/default.xds |
PROP_UserConstraintEditorPreference=Text Editor |
| PROP_intProjectCreationTimestamp=2018-01-16T13:37:35 |
PROP_intWbtProjectID=BECF236FAEAA459D8303396D706760F2 |
| PROP_intWbtProjectIteration=1 |
PROP_intWorkingDirLocWRTProjDir=Same |
| PROP_intWorkingDirUsed=No |
PROP_lockPinsUcfFile=changed |
| PROP_xilxBitgStart_IntDone=true |
PROP_AutoTop=true |
| PROP_DevFamily=Spartan6 |
PROP_DevDevice=xc6slx16 |
| PROP_DevFamilyPMName=spartan6 |
PROP_DevPackage=csg324 |
| PROP_Synthesis_Tool=XST (VHDL/Verilog) |
PROP_DevSpeed=-3 |
| PROP_PreferredLanguage=VHDL |
FILE_UCF=1 |
| FILE_VHDL=2 |